





Realistic View



Realistic View



Design Rules Verification Report

Filename : C:\Users\micha\Desktop\git\aghtmtm\Semestr 4\Cad\2ME-PCBLAB\Michal_Woj

Warnings 0

Rule Violations 0

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=10mil) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ((All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)	0
Width Constraint (Min=15mil) (Max=50mil) (Preferred=20mil) (InNet('5V0'))	0
Width Constraint (Min=15mil) (Max=50mil) (Preferred=20mil) (InNet('GND'))	0
Routing Topology Rule(Topology=Shortest) (All)	0
Power Plane Connect Rule(Relief Connect)(Expansion=20mil) (Conductor Width=10mil) (Air	0
Hole Size Constraint (Min=3.937mil) (Max=236.22mil) (All)	0
Hole To Hole Clearance (Gap=10mil) (All),(All)	0
Minimum Solder Mask Sliver (Gap=3.5mil) (All),(All)	0
Silk To Solder Mask (Clearance=10mil) (IsPad),(All)	0
Silk to Silk (Clearance=10mil) (All),(All)	0
Net Antennae (Tolerance=0mil) (All)	0
Room Analog_input_1 (Bounding Region = (2300mil, 2540mil, 2930mil, 2960mil)	0
Room Analog_Input_2 (Bounding Region = (2300mil, 3270mil, 2930mil, 3690mil)	0
Height Constraint (Min=0mil) (Max=1000mil) (Preferred=500mil) (All)	0
Total	0